



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/848,479	05/03/2001	Clyde Maxwell Guest	B63814C (013377/0084)	8534

7590 02/07/2006

Dicke Billig & Czaja PLLC
Attn John Vasuta
100 South Fifth Street suite 2250
Minneapolis, MN 55402

EXAMINER

WERNER, BRIAN P

ART UNIT	PAPER NUMBER
----------	--------------

2621

DATE MAILED: 02/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 09/848,479	Applicant(s) GUEST ET AL.	
	Examiner Brian P. Werner	Art Unit 2621	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12 January 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 73-75, 77-79, 84, 85, 88-97 and 99 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 73-75, 77-79, 84, 85, 88-97 and 99 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on January 12, 2006 has been entered, and claims 73-75, 77-79, 84, 85, 88-97 and 99 are pending.

Response to Amendment

2. The declaration filed on January 12, 2006 under 37 CFR 1.131 has been considered but is ineffective to overcome the Gallarda et al. (US 6,539,106 B1) reference.

3. The evidence submitted is insufficient to establish a reduction to practice of the invention in this country or a NAFTA or WTO member country prior to the effective date of the Gallarda et al. (US 6,539,106 B1) reference. Each paragraph of the declaration will be address immediately below:

Declaration Paragraph 1 names the inventors and identifies the application by serial number.

Declaration Paragraph 2 identifies the declaration as being in support of all "the claims of U.S. Patent Application Serial No. 09/848,479" (i.e., the instant application). Since the

Art Unit: 2621

declaration is in support of “all” of the pending claims, the evidence presented for review must necessarily show conception and/or reduction to practice of each and every pending claim. This is not the case however, as will be explained below.

Declaration Paragraph 3 identifies the Gallarda et al. (US 6,539,106 B1) as the reference being antedated. Gallarda has a filing date of January 8, 1999.

Declaration Paragraph 4 states that the inventors have “reduced the above identified invention to practice” prior to January 8, 1999.

MPEP 715.07(III), Fact and Documentary Evidence, Three Ways to Show Prior Invention, states:

The showing of facts must be sufficient to show:

- (A) > (actual) < reduction to practice of the invention prior to the effective date of the reference; or
- (B) conception of the invention prior to the effective date of the reference coupled with due diligence from prior to the reference date to a subsequent (actual) reduction to practice; or
- (C) conception of the invention prior to the effective date of the reference coupled with due diligence from prior to the reference date to the filing date of the application (constructive reduction to practice).

It appears from applicant’s statement in Declaration Paragraph 4 that applicant is seeking to demonstrate an “actual” reduction to practice; in which case “conception” and “due diligence” need not be demonstrated or considered.

Regarding “reduction to practice”, MPEP 715.07(III) states:

“In general, proof of actual reduction to practice requires a showing that the apparatus actually existed and worked for its intended purpose.”

Art Unit: 2621

MPEP 2138.05, Reduction to Practice, states the following:

“... a party seeking to establish an actual reduction to practice must satisfy a two-prong test: (1) the party constructed an embodiment or performed a process that met every element of the interference count, and (2) the embodiment or process operated for its intended purpose.” *Eaton v. Evans*, 204 F.3d 1094, 1097, 53 USPQ2d 1696, 1698 (Fed. Cir. 2000).”

“For an actual reduction to practice, the invention must have been sufficiently tested to demonstrate that it will work for its intended purpose, but it need not be in a commercially satisfactory stage of development.”

“A machine is reduced to practice when it is assembled, adjusted and used.”

“The device reduced to practice must include every limitation of the count. *Fredkin v. Irasek*, 397 F.2d 342, 158 USPQ 280, 285 (CCPA 1968); every limitation in a count is material and must be proved to establish an actual reduction to practice.”

Thus, the criteria for showing an “actual” reduction to practice includes **“proof” and “showing” that the “apparatus actually existed”, that is was “assembled, adjusted and used” and “worked for its intended purpose”, with respect to “every element” or “limitation” of the claimed invention.**

Therefore, given that applicants have chosen to show an “actual” reduction to practice (option A above), and given that the 131 Declaration is in support of all of the pending claims,

Art Unit: 2621

“proof” of the reduction to practice must be presented with respect to each and every claimed combination. This is not the case however, as described below.

Declaration Paragraphs 5 describes Exhibit A as showing a “version history of a software archive” which “relates to a software package we developed for performing the die inspection as part of a die inspection system as described in the pending application”. However, nothing in Exhibit A provides the requisite factual evidence, or “proof” that the invention, as defined by each of the pending claims, was reduced to practice. For example, pending claim 73 recites:

A system for selection of a reference die image comprising:
a die image comparator operable to create a difference image without a previously selected reference image, wherein the difference image is based upon a first die image and a second die image;
a difference image analysis system coupled to the die image comparator, the difference image analysis system operable to analyze the difference image and to determine whether the first die image and the second die image may each be used as the reference die image; and
a slope detector operable to determine whether the slope of a histogram changes from negative to positive.

Nothing in Exhibit A shows a die comparison “without a previously selected reference image”, or a difference image analysis analyzing “the difference image to determine whether the first die image and the second die image may each be used as the reference die image”, or a “slope detector operable to determine whether the slope of a histogram changes from negative to positive”. Exhibit A is nothing more than a list of software versions evidently showing improvements over previous versions (e.g., “fixed bugs in edge set-up” at “version 10”). However, the claimed invention is more than just mere software. The claim invention relates to a “system” of both hardware and software, and Exhibit A does not provide proof of the hardware

Art Unit: 2621

aspect. Moreover, the Exhibit A is insufficient to show what the software, as a whole, actually did. Even if the software did perform some of the claimed functions, additional evidence showing the actual system including the hardware aspect of the system is completely absent. Exhibit A do NOT provide “proof” that the “apparatus actually existed”, that is was “assembled, adjusted and used” and “worked for its intended purpose”, with respect to “every element” or “limitation” of the claimed invention.

MPEP 715.07(I), Fact and Documentary Evidence, General Requirements, states:

“The essential thing to be shown under 37 CFR 1.131 is priority of invention and this may be done by any satisfactory evidence of the fact. FACTS, not conclusions, must be alleged.”

“Similarly, a declaration by the inventor to the effect that his or her invention was conceived or reduced to practice prior to the reference date, without a statement of facts demonstrating the correctness of this conclusion, is insufficient to satisfy 37 CFR 1.131. 37 CFR 1.131(b) requires that original exhibits of drawings or records, or photocopies thereof, accompany and form part of the affidavit or declaration or their absence satisfactorily explained.”

Other than a listing of software versions that do not indicate what the software does per se, the exhibits and the declaration as a whole does not provide “drawings or records, or photocopies thereof” or “their absence satisfactorily explained.”

Declaration Paragraph 6 describes Exhibit B as showing “another version history of a software archive”. Again, for the same reasons described above with respect to Exhibit A, Exhibit B does not provide factual evidence, or “proof” of the reduction to practice of the entire claimed invention. The software versions indicated in Exhibit B, taken either individually or

Art Unit: 2621

collectively, do not show a reduction to practice of, for example, all of the elements of claim 73 as recited above (let alone the remainder of the pending claims).

MPEP 715.07(I), Facts and Documentary Evidence, General Requirements, states:

“the allegations of fact might be supported by submitting as evidence one or more of the following:

- (A) attached sketches;
- (B) attached blueprints;
- (C) attached photographs;
- (D) attached reproductions of notebook entries;
- (E) an accompanying model;
- (F) attached supporting statements by witnesses, where verbal disclosures are the evidence relied upon. *Ex parte Ovshinsky*, 10 USPQ2d 1075 (Bd. Pat. App. & Inter. 1989);
- (G) testimony given in an interference. Where interference testimony is used, the applicant must point out which parts of the testimony are being relied on; examiners cannot be expected to search the entire interference record for the evidence. *Ex parte Homan*, 1905 C.D. 288 (Comm’r Pat. 1905);
- (H) Disclosure documents (MPEP § 1706) may be used as documentary evidence of conception.

In order for the applicant’s 131 Declaration to be adequate, additional evidence such as that listed above will be necessary. The software version histories of Exhibits A and B only form a part of the evidence or “proof” required to demonstrate “actual reduction to practice”, and therefore to antedate the reference. The software versions alone do not indicate a reduction to practice of the entire invention, which is a hardware and software combination, including the specific processing steps required by the claims (e.g., claim 73 as recited above). The software version histories per se are insufficient.

Declaration paragraph 7 (misabeled as paragraph “6”) identifies the constructive reduction to practice date of March 17, 1999. This is correct in that the parent application, 09/270,607 was filed on that date. However, the Gallarda reference was filed previous to that

Art Unit: 2621

date, on January 8, 1999, thus making the applicant's constructive reduction to practice a moot point. Only proof of the "actual" reduction to practice, as alleged by the applicant in paragraph 4 of the declaration, can antedate the reference.

Declaration paragraphs 8 and 9 (misabeled as "7" and "8") essentially recapitulate applicant's position that the Gallarda reference has been antedated via Exhibits A and B. However, for at least the reasons stated above, it is the examiner's position that more factual evidence is needed to provide an adequate showing that the entire, claimed invention (including all of the element is all of the claims) was reduced to practice prior to the filing date of Gallarda. Currently, the applicant's declaration is insufficient in that Exhibits A and B do not show that. Furthermore, applicant's mere allegation that the claimed invention was reduced to practice prior to Gallarda (e.g., declaration paragraphs 4-6) is also not sufficient per se, or in combination with exhibits A and B. MPEP 715.07(I) states, "Vague and general statements in broad terms about what the exhibits describe along with a general assertion that the exhibits describe a reduction to practice "amounts essentially to mere pleading, unsupported by proof or a showing of facts" and, thus, does not satisfy the requirements of 37 CFR 1.131(b)". Again, the criteria for showing an "actual" reduction to practice includes **"proof" and "showing" that the "apparatus actually existed", that is was "assembled, adjusted and used" and "worked for its intended purpose", with respect to "every element" or "limitation" of the claimed invention, and the applicant's 131 declaration is currently ineffective.**

The balance of applicant's arguments is based on the 131 declaration, and therefore is not convincing.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 73-75, 77, 78 and 99

5. Claims 73-75 and 99 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Miyazaki (US 6,031,607 A).

The Sumie Reference

Sumie discloses a system for detecting defects on semiconductor dies (figure 6; “detect the defect” and “(die) repeated appears” at column 8, lines 49-51); comprising:

a die image comparator (figure 6, numeral 3a) creating a difference image by subtracting (“difference is calculated pixel by pixel” at column 5, line 31; figure 7, numeral S2) a reference die image (“reference image” at column 5, line 29) and an inspection die image (“inspection image” at column 5, line 28); and

a difference image analysis system for detecting defects from the difference image as well as their “position” and “type” (column 8, lines 61-68).

Art Unit: 2621

Sumie teaches storing the reference die image in a memory (the reference image is stored in memory 3c of figure 6).

Regarding claim 74, Sumie disclose an imaging system creating a digital image (figure 6, numeral 2).

Regarding claim 75, the Sumie stores the die images at figure 6, numerals 3b and 3c.

Difference

While Sumie teaches the concept of a defect free “reference image” for subsequent comparison with an inspection image,

where “the reference image data Idc to be stored in the image memory 3c of the image processor 3 ... may be data of an image obtained by picking up an image of a portion of the surface of the semiconductor wafer where there is no defect” at column 7, line 55,

and while Sumie states that an “image of the semiconductor wafer 1 in a position where no defect exists is further picked up to use as a reference image” at column 9, line 1,

Sumie does not describe how the “image of a portion of the surface of the semiconductor wafer where there is no defect” (column 7, line 55) is determined in the first place. Thus, Sumie does not explicitly teach determining whether a first or second image can be used as the reference image by creating a difference image without a previously selected reference.

Note: Applicant argues in the response received on October 29, 2004 that Sumie’s initial reference image is somehow “manually selected” (e.g., “that occasion must always be associated somehow with a previously, manually selected reference image” at response page 10, first sentence – emphasis in original). However, Sumie does NOT call for or otherwise

Art Unit: 2621

specify any manual selection whatsoever. Sumie is silent about how the reference image is selected. The only criteria specified by Sumie is that “there is no defect” at column 7, line 56.

The Gallarda Reference

Gallarda teaches a method of selecting a defect free reference image by “arbitration”, whereby two die images are compared for determining whether both are defect free, and if a defect is detected, for determining which one has the defect (“an arbitrator image is used when comparing images of two regions on a wafer to remove ambiguity as to which of the two is defective” at column 6, line 20; “a reference image can be an image of another die or cell or block, either on the same wafer ...” and of “unknown quality” at column 16, lines 12 and 14; “the reference image may be of a die with a lower probability of defects than the test image, e.g., a die near the center of a wafer is used as a reference image because it has a lower probability of defects than a die near the edge of a wafer” at column 17, line 64; “arbitration may be combined with the defect detection process” whereby “once a defect is detected by comparison between a reference image and a test image, arbitration is performed by comparison with a third image ... to determine whether the reference image or the test image has the defect” at column 18, lines 3-10). Gallarda is able to determine whether one of two images has a defect, and which one, without using a previously selected reference image.

NOTE: Gallarda teaches the determination of a defect-free die by simply comparing two arbitrary dies from the same wafer to see if there are differences; where a third “arbitrator” die may be used if there are differences. This is the exact same process used by the applicant to determine whether a die has a defect. That is, applicant’s specification page 7, lines 20-27 states:

Art Unit: 2621

“The reference die detection system 116 is used 20 to form the reference image, such that operator handling and selection of reference dies is not required. The reference die detection step 116 generates data that is used by the controller 104 to cause the silicon wafer 114 to be moved in a predetermined manner, such that the individual dies of the silicon wafer 114 may be selected as reference dies. For example, the reference die detection system 116 may compare a first and second die of silicon wafer 114, and may then determine whether the first and second die contain defects.”

Just like the applicant's disclosed method, Gallarda does not require operator intervention to determine the presence of a defect free die. Just like the applicant's disclosed method, Gallarda determines the presence of a defect-free die by comparing two unknown quality dies from the same wafer. Gallarda does not rely upon a previously selected reference images to perform this comparison.

The Gallarda and Sumie Combination

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Sumie, in order to fulfill Sumie's requirements of:

a defect free “reference image”;

where the reference image data is “data of an image obtained by picking up an image of a portion of the surface of the semiconductor wafer where there is no defect” at column 7, line 55;

Art Unit: 2621

and where an “image of the semiconductor wafer 1 in a position where no defect exists is further picked up to use as a reference image” at column 9, line 1;

by incorporating the “arbitration” method of Gallarda to initially determine a defect free image to use as the reference. That is, according to the teaching of Gallarda, it would have been obvious to modify Sumie by initially selecting and comparing (using the existing comparison capabilities of Sumie) two images to determine if one has a defect. If not, then either could be used as the reference image as both are defect free (i.e., as taught by Gallarda). However, if one has a defect, a third image could be used to arbitrate (“arbitration is performed by comparison with a third image ... to determine whether the reference image or the test image has the defect” at Gallarda column 18, lines 3-10) where the image determined to be defect free could be used as the reference image. The teaching of Gallarda provides a way to fulfill Sumie’s requirement for a defect free reference image picked up from a portion of the surface of the semiconductor wafer where there is no defect. One would be motivated to utilize the teaching of Gallarda:

1. to fulfill Sumie’s requirement for a defect free reference image taken from the same semiconductor that is to be inspected;
2. to provide a fully automatic method of initially determining the defect image whereby without adding requiring any significant additional hardware to the Sumie system;
3. and to provide, in a simple and straight-forward manner, a way of accurately and quickly determining a defect free image to use as the reference using the same comparison techniques already built-in to Sumie’s system

Art Unit: 2621

Miyazaki

The Sumie and Gallarda combination discloses subtracting first and second die images (“difference is calculated pixel by pixel” at column 5, line 31).

Sumie does not disclose the difference image analysis comprising a slope detector determining whether the slope of a histogram changes from negative to positive.

Miyazaki teaches all of these elements. Miyazaki discloses a semiconductor wafer inspection system (“defect inspection system” at column 1, line 7) comprising defect detection circuitry that analyzes a difference image (“difference image is formed” at column 14, line 64) by generating histogram data from the difference image (“difference image providing the brightness histogram” at column 15, line 6; figures 17 and 18) and analyzing the slope of the histogram data to identify a region over which the slope of the histogram changes (first, the initial slope on the dark end of the histogram is analyzed; i.e., “the amount of the slope of this line is calculated to obtain the absolute value” at column 15, line 4; then, a threshold is set in dependence on this slope as described at column 15, line 42-50, and a “portion brighter than a given uniform brightness (threshold value) is recognized as a defect” at column 15, line 34; in the context of this quote, and looking at figure 17 for example, the brightness peaks that appear in the histogram at areas that are greater than threshold “P1” are regarded as defects, or potential defects; if there were no peaks greater than P1, and thus no slope changes after the initial slope, then the difference image would be considered defect free; the peaks appearing in figure 17 that are greater than P1 are changes in the histogram slope, and represent potential defects, thus meeting the claim requirements).

Art Unit: 2621

It would have been obvious at the time the invention was made to one of ordinary skill in the art to analyze the difference image of the Sumie and Gallarda combination, using the histogram techniques as taught by Miyazaki, in order to determine whether a defect exists in one of the dies, and thereby gain the benefit of the Miyazaki analysis which “permits the individual setting of threshold value for portion of much noise and portion of less noise, producing the pattern defect inspection with high accuracy and enlarging the object of inspection” (Miyazaki, column 15, line 55).

Regarding claim 99, the term “operable” is defined “possible”:

“being such that use or operation is possible: an operable machine. Possible to put into practice; practicable: an operable plan.”

Source: The American Heritage® Dictionary of the English Language, Fourth Edition Copyright © 2000 by Houghton Mifflin Company.

In the case of claim 99, it is certainly “possible” that the above Sumie combination can determine whether to accept or reject both images, and therefore the Sumie combination is “operable” to do so.

Furthermore, given the “arbitration” method disclosed by Gallarda, a defect-free die is determined by simply comparing two arbitrary dies from the same wafer to see if there are differences; where a third “arbitrator” die may be used if there are differences. Therefore, if the first two images compared do not yield differences, then neither have defects and both can be used as the reference die. It is also “possible” that the two die images selected for the initial

Art Unit: 2621

comparison both have defects, and this too would be revealed by Gallarda's arbitration method, in which case neither would be acceptable for use as Sumie's defect free reference image.

6. Claims 73-75 and 99 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Brecher et al. (US 5,544,256).

The Sumie and Gallarda combination described above discloses subtracting first and second die images ("difference is calculated pixel by pixel" at column 5, line 31).

While Sumie requires an analysis of the difference image ("agree within a specified tolerance" at column 8, line 56), Sumie does not teach determining a negative to positive slope change.

Brecher discloses a system for wafer defect detection and classification (figure 1) comprising determining unacceptable data by forming a histogram (figure 15) of a difference image ("distribution of pixel in the difference image [original image minus golden template]" at column 13, lines 25-30), and determining a negative to positive slope change (Brecher determines the values μ_{positive} and μ_{negative} , which are the average values of the positive and negative difference distributions as seen at figure 15 and described at column 13, lines 35-45. The "average" values exist right at the center of the distributions where the slopes changes from negative to positive. Brecher uses these values to determine an "interior contrast magnitude" at column 13, line 38, which is a "measurement for a defect in a patterned semiconductor wafer" at column 14, line 11, as listed in Table 5, at column 15. In addition, Brecher uses this technique to decide whether a "defect is dark or light" (column 13, line 5) in order to classify the defect

Art Unit: 2621

(column 4, lines 35-50), as defect classification has become an “essential part” of the manufacturing process “where defect detection is critical”, as “classification provides the information necessary to correction process or production problems” (column 1, lines 15-25; also refer to columns 14-15).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to utilize the histogram technique taught by Brecher, in order to both determine the existence of a defect in the difference image of the Sumie and Gallarda combination, and to classify the defect thereby providing information necessary to correct production problems.

Regarding claim 99, the term “operable” is defined “possible”:

“being such that use or operation is possible: an operable machine. Possible to put into practice; practicable: an operable plan.”

Source: The American Heritage® Dictionary of the English Language, Fourth Edition Copyright © 2000 by Houghton Mifflin Company.

In the case of claim 99, it is certainly “possible” that the above Sumie combination can determine whether to accept or reject both images, and therefore the Sumie combination is “operable” to do so.

Furthermore, given the “arbitration” method disclosed by Gallarda, a defect-free die is determined by simply comparing two arbitrary dies from the same wafer to see if there are differences; where a third “arbitrator” die may be used if there are differences. Therefore, if the first two images compared do not yield differences, then neither have defects and both can be used as the reference die. It is also “possible” that the two die images selected for the initial

Art Unit: 2621

comparison both have defects, and this too would be revealed by Gallarda's arbitration method, in which case neither would be acceptable for use as Sumie's defect free reference image.

7. Claim 77 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1), and Brecher et al. (US 5,544,256) as applied to claim 73 above, and further in combination with Michael (US 5,640,200 A).

The Sumie and Gallarda combination does not teach a size detector for determining whether a size of an anomalous region exceeds a predetermined allowable size.

Michael discloses a system in the same field of optical inspection (figure 7) and same problem solving area of determining defects in a difference image (see "difference image" at column 10, line 21) comprising the determination of a defect size within the difference image ("defect size" at column 15, line 60; "measuring ... area" at column 16, line 30; see equations 10a and 10b at line 45). Michael states that use of geometric criteria, such as size and area, impose "additional criteria to prevent false alarms" (column 15, line 58).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to impose size as a defect criteria as taught by Michael, for the determination of potential defects on a die as identified by the difference image of Sumie, in order to impose additional criteria for determining a defect to prevent false alarms, and the false determination of a defect in an otherwise good wafer die.

Art Unit: 2621

8. Claim 77 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Miyazaki (US 6,031,607 A) as applied to claim 73 above, and further in combination with Michael (US 5,640,200 A).

The Sumie and Gallarda combination does not teach a size detector for determining whether a size of an anomalous region exceeds a predetermined allowable size.

Michael discloses a system in the same field of optical inspection (figure 7) and same problem solving area of determining defects in a difference image (see “difference image” at column 10, line 21) comprising the determination of a defect size within the difference image (“defect size” at column 15, line 60; “measuring ... area” at column 16, line 30; see equations 10a and 10b at line 45). Michael states that use of geometric criteria, such as size and area, impose “additional criteria to prevent false alarms” (column 15, line 58).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to impose size as a defect criteria as taught by Michael, for the determination of potential defects on a die as identified by the difference image of Sumie, in order to impose additional criteria for determining a defect to prevent false alarms, and the false determination of a defect in an otherwise good wafer die.

9. Claim 78 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sumie et al. (US 5,943,437), Gallarda et al. (US 6,539,106 B1) and Brecher et al. (US 5,544,256) as applied to claim 73 above, and further in combination with Berezin et al. (US 5,539,752).

The Sumie and Gallarda combination discloses subtracting first and second die images (“difference is calculated pixel by pixel” at column 5, line 31).

Art Unit: 2621

While Sumie requires an analysis of the difference image (“agree within a specified tolerance” at column 8, line 56), Sumie does not teach the calculation of defect density.

Many types of “tolerances” are well known in the art of manufacturing inspection, and specifically wafer inspection, including tolerances for defect density. Berezin discloses semiconductor wafer inspection (figure 1) wherein Berezin teaches providing a warning when “defect density, or number of defects per die, exceeds preselected parameters” at column 3, line 52, such as “when the number of defects of a certain defect type for a given die exceed a threshold value, or when the defect density for a certain defect type exceeds a threshold value, thereby indicating yield-detracting operations of the manufacturing process” at column 5, lines 5-13.

It would have been obvious at the time the invention was made to one of ordinary skill in the art to include a tolerance for “defect density”, as one of the “specified tolerances” required by Sumie in the Sumie and Gallarda combination, in order to flag potential defects between dies, and to flag yield-detracting operations of the manufacturing process so that the operator can take corrective action.

10. Claim 78 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sumie et al. (US 5,943,437), Gallarda et al. (US 6,539,106 B1) and Miyazaki (US 6,031,607 A) as applied to claim 73 above, and further in combination with Berezin et al. (US 5,539,752).

The Sumie and Gallarda combination discloses subtracting first and second die images (“difference is calculated pixel by pixel” at column 5, line 31).

While Sumie requires an analysis of the difference image (“agree within a specified tolerance” at column 8, line 56), Sumie does not teach the calculation of defect density.

Many types of “tolerances” are well known in the art of manufacturing inspection, and specifically wafer inspection, including tolerances for defect density. Berezin discloses semiconductor wafer inspection (figure 1) wherein Berezin teaches providing a warning when “defect density, or number of defects per die, exceeds preselected parameters” at column 3, line 52, such as “when the number of defects of a certain defect type for a given die exceed a threshold value, or when the defect density for a certain defect type exceeds a threshold value, thereby indicating yield-detracting operations of the manufacturing process” at column 5, lines 5-13.

It would have been obvious at the time the invention was made to one of ordinary skill in the art to include a tolerance for “defect density”, as one of the “specified tolerances” required by Sumie in the Sumie and Gallarda combination, in order to flag potential defects between dies, and to flag yield-detracting operations of the manufacturing process so that the operator can take corrective action.

Claims 79, 84, 85, 88 and 89

11. Claim 79 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Miyazaki (US 6,031,607 A).

Art Unit: 2621

The Sumie Reference

Sumie discloses a system for detecting defects on semiconductor dies (figure 6; “detect the defect” and “(die) repeated appears” at column 8, lines 49-51); comprising:

a die image comparator (figure 6, numeral 3a) creating a difference image by subtracting (“difference is calculated pixel by pixel” at column 5, line 31; figure 7, numeral S2) a reference die image (“reference image” at column 5, line 29) and an inspection die image (“inspection image” at column 5, line 28); and

a difference image analysis system for detecting defects from the difference image as well as their “position” and “type” (column 8, lines 61-68).

Sumie teaches storing the reference die image in a memory (the reference image is stored in memory 3c of figure 6).

Difference

While Sumie teaches the concept of a defect free “reference image” for subsequent comparison with an inspection image,

where “the reference image data I_{dc} to be stored in the image memory 3c of the image processor 3 ... may be data of an image obtained by picking up an image of a portion of the surface of the semiconductor wafer where there is no defect” at column 7, line 55,

and while Sumie states that an “image of the semiconductor wafer 1 in a position where no defect exists is further picked up to use as a reference image” at column 9, line 1,

Sumie does not describe how the “image of a portion of the surface of the semiconductor wafer where there is no defect” (column 7, line 55) is determined in the first place. Thus, Sumie

Art Unit: 2621

does not explicitly teach determining whether a first or second image can be used as the reference image by creating a difference image without a previously selected reference.

Note: Applicant argues in the response received on October 29, 2004 that Sumie's initial reference image is somehow "manually selected" (e.g., "that occasion must always be associated somehow with a previously, manually selected reference image" at response page 10, first sentence – emphasis in original). However, Sumie does NOT call for or otherwise specify any manual selection whatsoever. Sumie is silent about how the reference image is selected. The only criteria specified by Sumie is that "there is no defect" at column 7, line 56.

The Gallarda Reference

Gallarda teaches a method of selecting a defect free reference image by "arbitration", whereby two die images are compared for determining whether both are defect free, and if a defect is detected, for determining which one has the defect ("an arbitrator image is used when comparing images of two regions on a wafer to remove ambiguity as to which of the two is defective" at column 6, line 20; "a reference image can be an image of another die or cell or block, either on the same wafer ..." and of "unknown quality" at column 16, lines 12 and 14; "the reference image may be of a die with a lower probability of defects than the test image, e.g., a die near the center of a wafer is used as a reference image because it has a lower probability of defects than a die near the edge of a wafer" at column 17, line 64; "arbitration may be combined with the defect detection process" whereby "once a defect is detected by comparison between a reference image and a test image, arbitration is performed by comparison with a third image ... to determine whether the reference image or the test image has the defect" at column 18, lines 3-

Art Unit: 2621

10). Gallarda is able to determine whether one of two images has a defect, and which one, without using a previously selected reference image.

NOTE: Gallarda teaches the determination of a defect-free die by simply comparing two arbitrary dies from the same wafer to see if there are differences; where a third “arbitrator” die may be used if there are differences. This is the exact same process used by the applicant to determine whether a die has a defect. That is, applicant’s specification page 7, lines 20-27 states:

“The reference die detection system 116 is used to form the reference image, such that operator handling and selection of reference dies is not required. The reference die detection step 116 generates data that is used by the controller 104 to cause the silicon wafer 114 to be moved in a predetermined manner, such that the individual dies of the silicon wafer 114 may be selected as reference dies. For example, the reference die detection system 116 may compare a first and second die of silicon wafer 114, and may then determine whether the first and second die contain defects.”

Just like the applicant’s disclosed method, Gallarda does not require operator intervention to determine the presence of a defect free die. Just like the applicant’s disclosed method, Gallarda determines the presence of a defect-free die by comparing two unknown quality dies from the same wafer. Gallarda does not rely upon a previously selected reference images to perform this comparison.

The Gallarda and Sumie Combination

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Sumie, in order to fulfill Sumie’s requirements of:

Art Unit: 2621

a defect free “reference image”;

where the reference image data is “data of an image obtained by picking up an image of a portion of the surface of the semiconductor wafer where there is no defect” at column 7, line 55;

and where an “image of the semiconductor wafer 1 in a position where no defect exists is further picked up to use as a reference image” at column 9, line 1;

by incorporating the “arbitration” method of Gallarda to initially determine a defect free image to use as the reference. That is, according to the teaching of Gallarda, it would have been obvious to modify Sumie by initially selecting and comparing (using the existing comparison capabilities of Sumie) two images to determine if one has a defect. If not, then either could be used as the reference image as both are defect free (i.e., as taught by Gallarda). However, if one has a defect, a third image could be used to arbitrate (“arbitration is performed by comparison with a third image ... to determine whether the reference image or the test image has the defect” at Gallarda column 18, lines 3-10) where the image determined to be defect free could be used as the reference image. The teaching of Gallarda provides a way to fulfill Sumie’s requirement for a defect free reference image picked up from a portion of the surface of the semiconductor wafer where there is no defect. One would be motivated to utilize the teaching of Gallarda:

1. to fulfill Sumie’s requirement for a defect free reference image taken from the same semiconductor that is to be inspected;

Art Unit: 2621

2. to provide a fully automatic method of initially determining the defect image whereby without adding requiring any significant additional hardware to the Sumie system;
3. and to provide, in a simple and straight-forward manner, a way of accurately and quickly determining a defect free image to use as the reference using the same comparison techniques already built-in to Sumie's system.

Miyazaki

The Sumie and Gallarda combination discloses subtracting first and second die images ("difference is calculated pixel by pixel" at column 5, line 31).

Sumie does not disclose creating a histogram from the image brightness data, and the difference image analysis comprising a slope detector determining whether the slope of a histogram changes from negative to positive.

Miyazaki teaches all of these elements. Miyazaki discloses a semiconductor wafer inspection system ("defect inspection system" at column 1, line 7) comprising defect detection circuitry that analyzes a difference image ("difference image is formed" at column 14, line 64) by generating histogram data from the difference image ("difference image providing the brightness histogram" at column 15, line 6; figures 17 and 18) and analyzing the slope of the histogram data to identify a region over which the slope of the histogram changes (first, the initial slope on the dark end of the histogram is analyzed; i.e., "the amount of the slope of this line is calculated to obtain the absolute value" at column 15, line 4; then, a threshold is set in dependence on this slope as described at column 15, line 42-50, and a "portion brighter than a given uniform brightness (threshold value) is recognized as a defect" at column 15, line 34; in

Art Unit: 2621

the context of this quote, and looking at figure 17 for example, the brightness peaks that appear in the histogram at areas that are greater than threshold “P1” are regarded as defects, or potential defects; if there were no peaks greater than P1, and thus no slope changes after the initial slope, then the difference image would be considered defect free; the peaks appearing in figure 17 that are greater than P1 are changes in the histogram slope, and represent potential defects, thus meeting the claim requirements).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to analyze the difference image of the Sumie and Gallarda combination, using the histogram techniques as taught by Miyazaki, in order to determine whether a defect exists in one of the dies, and thereby gain the benefit of the Miyazaki analysis which “permits the individual setting of threshold value for portion of much noise and portion of less noise, producing the pattern defect inspection with high accuracy and enlarging the object of inspection” (Miyazaki, column 15, line 55).

12. Claim 79 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Brecher et al. (US 5,544,256).

The Sumie and Gallarda combination as described above discloses subtracting first and second die images (“difference is calculated pixel by pixel” at column 5, line 31).

While Sumie requires an analysis of the difference image (“agree within a specified tolerance” at column 8, line 56), Sumie does not teach determining unacceptable data by forming a histogram of the difference image, and determining a negative to positive slope change.

Brecher discloses a system for wafer defect detection and classification (figure 1) comprising determining unacceptable data by forming a histogram (figure 15) of a difference image (“distribution of pixel in the difference image [original image minus golden template]” at column 13, lines 25-30), and determining a negative to positive slope change (Brecher determines the values μ_{positive} and μ_{negative} , which are the average values of the positive and negative difference distributions as seen at figure 15 and described at column 13, lines 35-45. The “average” values exist right at the center of the distributions where the slopes changes from negative to positive. Brecher uses these values to determine an “interior contrast magnitude” at column 13, line 38, which is a “measurement for a defect in a patterned semiconductor wafer” at column 14, line 11, as listed in Table 5, at column 15. In addition, Brecher uses this technique to decide whether a “defect is dark or light” (column 13, line 5) in order to classify the defect (column 4, lines 35-50), as defect classification has become an “essential part” of the manufacturing process “where defect detection is critical”, as “classification provides the information necessary to correction process or production problems” (column 1, lines 15-25; also refer to columns 14-15).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to utilize the histogram technique taught by Brecher, in order to both determine the existence of a defect in the difference image of the Sumie and Gallarda combination, and to classify the defect thereby providing information necessary to correct production problems. Regarding claims 84, 85, 88 and 89, Brecher further determines defect size and density (see Tables 1 and 3) and it would have been obvious to utilize these parameters in the determination and classification of defects in the Sumie defect image for the same reasons and motivation.

Claims 90-97

13. Claims 90-92 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Schemmel et al. (US 5,943,551 A).

The Sumie Reference

Sumie discloses a system for detecting defects on semiconductor dies (figure 6; “detect the defect” and “(die) repeated appears” at column 8, lines 49-51); comprising:

a die image comparator (figure 6, numeral 3a) creating a difference image by subtracting (“difference is calculated pixel by pixel” at column 5, line 31; figure 7, numeral S2) a reference die image (“reference image” at column 5, line 29) and an inspection die image (“inspection image” at column 5, line 28); and

a difference image analysis system for detecting defects from the difference image as well as their “position” and “type” (column 8, lines 61-68).

Sumie teaches storing the reference die image in a memory (the reference image is stored in memory 3c of figure 6).

Difference

While Sumie teaches the concept of a defect free “reference image” for subsequent comparison with an inspection image,

Art Unit: 2621

where “the reference image data Idc to be stored in the image memory 3c of the image processor 3 ... may be data of an image obtained by picking up an image of a portion of the surface of the semiconductor wafer where there is no defect” at column 7, line 55,

and while Sumie states that an “image of the semiconductor wafer 1 in a position where no defect exists is further picked up to use as a reference image” at column 9, line 1,

Sumie does not describe how the “image of a portion of the surface of the semiconductor wafer where there is no defect” (column 7, line 55) is determined in the first place. Thus, Sumie does not explicitly teach determining whether a first or second image can be used as the reference image by creating a difference image without a previously selected reference.

Note: Applicant argues in the response received on October 29, 2004 that Sumie’s initial reference image is somehow “manually selected” (e.g., “that occasion must always be associated somehow with a previously, manually selected reference image” at response page 10, first sentence – emphasis in original). However, Sumie does NOT call for or otherwise specify any manual selection whatsoever. Sumie is silent about how the reference image is selected. The only criteria specified by Sumie is that “there is no defect” at column 7, line 56.

The Gallarda Reference

Gallarda teaches a method of selecting a defect free reference image by “arbitration”, whereby two die images are compared for determining whether both are defect free, and if a defect is detected, for determining which one has the defect (“an arbitrator image is used when comparing images of two regions on a wafer to remove ambiguity as to which of the two is defective” at column 6, line 20; “a reference image can be an image of another die or cell or

Art Unit: 2621

block, either on the same wafer ...” and of “unknown quality” at column 16, lines 12 and 14; “the reference image may be of a die with a lower probability of defects than the test image, e.g., a die near the center of a wafer is used as a reference image because it has a lower probability of defects than a die near the edge of a wafer” at column 17, line 64; “arbitration may be combined with the defect detection process” whereby “once a defect is detected by comparison between a reference image and a test image, arbitration is performed by comparison with a third image ... to determine whether the reference image or the test image has the defect” at column 18, lines 3-10). Gallarda is able to determine whether one of two images has a defect, and which one, without using a previously selected reference image.

NOTE: Gallarda teaches the determination of a defect-free die by simply comparing two arbitrary dies from the same wafer to see if there are differences; where a third “arbitrator” die may be used if there are differences. This is the exact same process used by the applicant to determine whether a die has a defect. That is, applicant’s specification page 7, lines 20-27 states:

“The reference die detection system 116 is used 20 to form the reference image, such that operator handling and selection of reference dies is not required. The reference die detection step 116 generates data that is used by the controller 104 to cause the silicon wafer 114 to be moved in a predetermined manner, such that the individual dies of the silicon wafer 114 may be selected as reference dies. For example, the reference die detection system 116 may compare a first and second die of silicon wafer 114, and may then determine whether the first and second die contain defects.”

Just like the applicant’s disclosed method, Gallarda does not require operator intervention to determine the presence of a defect free die. Just like the applicant’s disclosed method,

Art Unit: 2621

Gallarda determines the presence of a defect-free die by comparing two unknown quality dies from the same wafer. Gallarda does not rely upon a previously selected reference images to perform this comparison.

The Gallarda and Sumie Combination

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify Sumie, in order to fulfill Sumie's requirements of:

a defect free "reference image";

where the reference image data is "data of an image obtained by picking up an image of a portion of the surface of the semiconductor wafer where there is no defect" at column 7, line 55;

and where an "image of the semiconductor wafer 1 in a position where no defect exists is further picked up to use as a reference image" at column 9, line 1;

by incorporating the "arbitration" method of Gallarda to initially determine a defect free image to use as the reference. That is, according to the teaching of Gallarda, it would have been obvious to modify Sumie by initially selecting and comparing (using the existing comparison capabilities of Sumie) two images to determine if one has a defect. If not, then either could be used as the reference image as both are defect free (i.e., as taught by Gallarda). However, if one has a defect, a third image could be used to arbitrate ("arbitration is performed by comparison with a third image ... to determine whether the reference image or the test image has the defect")

Art Unit: 2621

at Gallarda column 18, lines 3-10) where the image determined to be defect free could be used as the reference image. The teaching of Gallarda provides a way to fulfill Sumie's requirement for a defect free reference image picked up from a portion of the surface of the semiconductor wafer where there is no defect. One would be motivated to utilize the teaching of Gallarda:

1. to fulfill Sumie's requirement for a defect free reference image taken from the same semiconductor that is to be inspected;
2. to provide a fully automatic method of initially determining the defect image whereby without adding requiring any significant additional hardware to the Sumie system;
3. and to provide, in a simple and straight-forward manner, a way of accurately and quickly determining a defect free image to use as the reference using the same comparison techniques already built-in to Sumie's system.

Schemmel et al.

The Sumie and Gallarda combination discloses selecting a reference die as described above. While the Sumie and Gallarda combination selects a defect free die as a reference die based on the comparison of at least first and second die images as already described, Sumie does not teach storing and then combining the acceptable first and second die images to form the reference die image.

Schemmel discloses system in the same field of die inspection ("detection of defects in individual silicon chips" at column 1, line 8), and same problem solving area of forming a reference die ("... create a statistical die model or "standardized" silicon chip matrix" at column 5, line 40; "statistical die model" at column 8, line 33), comprising combining first and second

Art Unit: 2621

die images to form the reference die image (“a statistical die model matrix is obtained” and “mean gray scale values for each neighborhood of pixels” at column 8, lines 33-38; at least two [i.e., first and second] dies images are statistically combined to form a die model, which is subsequently compared with the remaining chips on the wafer under test; also refer to column 5, lines 35-55 and column 6, lines 14-45).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify the manner in which the Sumie and Gallarda combination forms his reference die image by forming a statistical die model of a plurality of dies as taught by Schemmel. That is, the Sumie and Gallarda combination (as described above) finds a defect free die to use as a reference by comparing at least first and second dies on a same wafer. When both dies images agree with one another, both are deemed acceptable (i.e., defect free) and one is used as the reference. This ensures that only defect free images are used as a reference. While this is beneficial, as modified by the teaching of Schemmel, it would have been obvious to combine those die images found to be defect free by Sumie to form a statistical die model in the manner taught by Schemmel. One would be motivated to form a statistical die model as taught by Schemmel to solve “the problem caused by the inherent defects of CCD cameras” (Schemmel, column 6, line 35), to “increase the resolution of the scan” and factor “in the differences in the background contrast of the silicon wafers” (Schemmel, column 6, lines 58-63), as well as accounting for and being robust against “different batches of silicon wafers” (Schemmel, column 10, line 55), in addition to many other motivating factors described throughout the Schemmel references.

Art Unit: 2621

14. Claims 90-92 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Khalaj et al. (US 5,513,275).

The Sumie and Gallarda combination described above discloses subtracting first and second die images (“difference is calculated pixel by pixel” at column 5, line 31).

While Sumie requires the formation of a reference image (“the reference image ... to be stored” at column 7, line 50), Sumie does not describe combining two or more die images to form a reference image.

Khalaj discloses a die inspection system (column 2, lines 45-55) comprising combining two or more die images to form a reference image by “averaging among all of the blocks in image” at column 6, line 53, where “the amount of noise and the effect of the defects are reduced considerably” at line 54.

It would have been obvious at the time the invention was made to one of ordinary skill in the art to modify the Sumie and Gallarda combination according to the Khalaj teaching, by averaging multiple defect free dies in order to form the “reference image” required by Sumie, thereby reducing the effect of noise, and smoothing out the effect of defects in the dies, thereby providing a more accurate, defect free reference image.

15. Claims 96 and 97 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Schemmel et al. (US 5,943,551 A) as applied to claim 90 above, OR the combination of Sumie et al. (US

Art Unit: 2621

5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Khalaj et al. (US 5,513,275) also as applied to claim 90 above, and further in combination with Berezin et al. (US 5,539,752).

The Sumie and Gallarda combination discloses subtracting first and second die images (“difference is calculated pixel by pixel” at column 5, line 31).

While Sumie requires an analysis of the difference image (“agree within a specified tolerance” at column 8, line 56), Sumie does not teach the calculation of defect density.

Many types of “tolerances” are well known in the art of manufacturing inspection, and specifically wafer inspection, including tolerances for defect density. Berezin discloses semiconductor wafer inspection (figure 1) wherein Berezin teaches providing a warning when “defect density, or number of defects per die, exceeds preselected parameters” at column 3, line 52, such as “when the number of defects of a certain defect type for a given die exceed a threshold value, or when the defect density for a certain defect type exceeds a threshold value, thereby indicating yield-detracting operations of the manufacturing process” at column 5, lines 5-13.

It would have been obvious at the time the invention was made to one of ordinary skill in the art to include a tolerance for “defect density”, as one of the “specified tolerances” required by Sumie in the Sumie and Gallarda combination, in order to flag potential defects between dies, and to flag yield-detracting operations of the manufacturing process so that the operator can take corrective action.

16. Claims 94 and 95 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Schemmel

Art Unit: 2621

et al. (US 5,943,551 A) as applied to claim 90 above, OR the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Khalaj et al. (US 5,513,275) also as applied to claim 90 above, and further in combination with Michael (US 5,640,200 A).

The Sumie and Gallarda combination does not teach a size detector for determining whether a size of an anomalous region exceeds a predetermined allowable size.

Michael discloses a system in the same field of optical inspection (figure 7) and same problem solving area of determining defects in a difference image (see “difference image” at column 10, line 21) comprising the determination of a defect size within the difference image (“defect size” at column 15, line 60; “measuring ... area” at column 16, line 30; see equations 10a and 10b at line 45). Michael states that use of geometric criteria, such as size and area, impose “additional criteria to prevent false alarms” (column 15, line 58).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to impose size as a defect criteria as taught by Michael, for the determination of potential defects on a die as identified by the difference image of Sumie, in order to impose additional criteria for determining a defect to prevent false alarms, and the false determination of a defect in an otherwise good wafer die.

17. Claim 93 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Schemmel et al. (US 5,943,551 A) as applied to claim 90 above, OR the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Khalaj et al. (US 5,513,275) also as applied to claim 90 above, and further in combination with Miyazaki (US 6,031,607 A).

Art Unit: 2621

The Sumie and Gallarda combination discloses subtracting first and second die images (“difference is calculated pixel by pixel” at column 5, line 31).

Sumie does not disclose creating a histogram from the image brightness data, and a slope detector determining whether the slope of a histogram changes from negative to positive.

Miyazaki teaches all of these elements. Miyazaki discloses a semiconductor wafer inspection system (“defect inspection system” at column 1, line 7) comprising defect detection circuitry that analyzes a difference image (“difference image is formed” at column 14, line 64) by generating histogram data from the difference image (“difference image providing the brightness histogram” at column 15, line 6; figures 17 and 18) and analyzing the slope of the histogram data to identify a region over which the slope of the histogram changes (first, the initial slope on the dark end of the histogram is analyzed; i.e., “the amount of the slope of this line is calculated to obtain the absolute value” at column 15, line 4; then, a threshold is set in dependence on this slope as described at column 15, line 42-50, and a “portion brighter than a given uniform brightness (threshold value) is recognized as a defect” at column 15, line 34; in the context of this quote, and looking at figure 17 for example, the brightness peaks that appear in the histogram at areas that are greater than threshold “P1” are regarded as defects, or potential defects; if there were no peaks greater than P1, and thus no slope changes after the initial slope, then the difference image would be considered defect free; the peaks appearing in figure 17 that are greater than P1 are changes in the histogram slope, and represent potential defects, thus meeting the claim requirements).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to analyze the difference image of the Sumie and Gallarda combination, using the

Art Unit: 2621

histogram techniques as taught by Miyazaki, in order to determine whether a defect exists in one of the dies, and thereby gain the benefit of the Miyazaki analysis which “permits the individual setting of threshold value for portion of much noise and portion of less noise, producing the pattern defect inspection with high accuracy and enlarging the object of inspection” (Miyazaki, column 15, line 55).

18. Claim 93 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Schemmel et al. (US 5,943,551 A) as applied to claim 90 above, OR the combination of Sumie et al. (US 5,943,437 A), Gallarda et al. (US 6,539,106 B1) and Khalaj et al. (US 5,513,275) also as applied to claim 90 above, and further in combination with Brecher et al. (US 5,544,256).

The Sumie and Gallarda combination discloses subtracting first and second die images (“difference is calculated pixel by pixel” at column 5, line 31).

While Sumie requires an analysis of the difference image (“agree within a specified tolerance” at column 8, line 56), Sumie does not teach determining unacceptable data by forming a histogram of the difference image, and determining a negative to positive slope change.

Brecher discloses a system for wafer defect detection and classification (figure 1) comprising determining unacceptable data by forming a histogram (figure 15) of a difference image (“distribution of pixel in the difference image [original image minus golden template]” at column 13, lines 25-30), and determining a negative to positive slope change (Brecher determines the values μ_{positive} and μ_{negative} , which are the average values of the positive and negative difference distributions as seen at figure 15 and described at column 13, lines 35-45).

Art Unit: 2621

The “average” values exist right at the center of the distributions where the slopes changes from negative to positive. Brecher uses these values to determine an “interior contrast magnitude” at column 13, line 38, which is a “measurement for a defect in a patterned semiconductor wafer” at column 14, line 11, as listed in Table 5, at column 15. In addition, Brecher uses this technique to decide whether a “defect is dark or light” (column 13, line 5) in order to classify the defect (column 4, lines 35-50), as defect classification has become an “essential part” of the manufacturing process “where defect detection is critical”, as “classification provides the information necessary to correction process or production problems” (column 1, lines 15-25; also refer to columns 14-15).

It would have been obvious at the time the invention was made to one of ordinary skill in the art to utilize the histogram technique taught by Brecher, in order to both determine the existence of a defect in the difference image of the Sumie and Gallarda combination, and to classify the defect thereby providing information necessary to correct production problems.

Double Patenting

19. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned

Art Unit: 2621

with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

20. Claim 73, 79 and 90 are rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1, 11 and 26 respectively of U.S. Patent No. 6,252,981 B1. The conflicting claims are not identical because, with respect to application claim 73, patent claim 1 requires the additional steps of determining and utilizing “the length of a region over which the slope of the histogram data increases and then decreases”, not required by claim 73. However, the conflicting claims are not patentably distinct from each other because:

- Claims 1 and 73 recite common subject matter;
- Whereby claim 73, which recites the open ended transitional phrase “comprising”, does not preclude the additional elements recited by claim 1, and
- Whereby the elements of claim 73 are fully anticipated by patent claim 1, and anticipation is “the ultimate or epitome of obviousness” (*In re Kalm*, 154 USPQ 10 (CCPA 1967), also *In re Dailey*, 178 USPQ 293 (CCPA 1973) and *In re Pearson*, 181 USPQ 641 (CCPA 1974)).

Likewise, and for the same reasons, independent claim 79 of the application is obvious in view of patent claim 11, and independent claim 90 of the application is obvious in view of patent claim 26.

Art Unit: 2621

Conclusion

21. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian P. Werner whose telephone number is 571-272-7401. The examiner can normally be reached on M-F, 8:00 - 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Joseph Mancuso can be reached on 571-272-7695. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Brian Werner
Primary Examiner
Art Unit 2621
3 February 2006



**BRIAN WERNER
PRIMARY EXAMINER**